



Calculation of memory cell retention characterities

				Seconds	Time Period
q0, C m0, kg	g kb, J/K	h, J-s	hb, J-s	31536000	1 year
1.6022E-019 9.1	095E-031 1.38062E-0	023 6.62617E-	-034 1.054588E-034	94608000	3 years
				1.89E+008	6 years
b0, eV (barrier) εl	mr, effective	mass ratio	T, K degree	2.84E+017	9 years
2.9	3.9	0.5	300	3.78E+008	12 years
				4.73E+008	15 years
C b				9.08E+009	18 years
1.0630E-006 2.38	854E+008			6.62E+008	21 years
				7.57E+008	24 years
				8.51E+008	27 years
				9.46E+008	30 years


Lfg um	0.6000	Channel length of floating gate device
Wfg um	1000.0000	Channel width of floating gate device.
Hfg um	0.0900	Thickness of floating gate polysilicon conductor
Wrx um	0.5000	Width of floating gate overlapping shallow trench isolation
Ttunox A	80	Tunnel oxide thickness
Tono A	190	Thickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling
Tswox A	300	Thickness of sidewall oxide between floating gate and control gate for sidewall coupling
Xfd um	0.0500	Length of floating gate overlapping drain region of the floating gate MOSFET
Xfs um	0.3500	Length of floating gate overlapping source region of the floating gate MOSFET
Ainj um2	0.0438	Area of the electron tunneling region between the floating gate and the source for resetting the floating gate charge
Cfc fF	1089.5358	Capacitance between the floating gate and the control gate
Cfsx fF	0.4313	Capacitance between the floating gate and the silicon substrate
Cfd fF	0.1078	Capacitance between the floating gate and the drain
Cfs fF	0.7547	Capacitance between the floating gate and the source
Cfg fF	1090.8295	Total floating gate capacitance
Cr,wl	0.9988	Control gate to floating gate coupling ratio
Cr,src	0.0007	Source junction to floating gate coupling ratio
Vt,fg V	0.90	Threshold voltage of floating gate MOSFET
Verase	0.00	Erase voltage applied to the source(not used here, set to zero)
V4g,ini	-5.00	Initial floating chaged voltage
Va	0.00	Actual erase volatge (equal to applied + charge stored on the floating)
'8 .	3.76E+016	Derived parameter in the floating gate "erase" equation
. X	1.27E+011	Derived parameter in the floating gate "erase" equation
Vag,ini Va S. X.		
		·






Figures 1E-1F

Calculation of memory cell retention characteristics



0.6000 Channel length of floating gate device Lfg um Wfg um 1000.0000 Channel width of floating gate device. Hfg um 0.0900 Thickness of floating gate polysilicon conductor Wrx um 0.5000 Width of floating gate overlapping shallow trench isolation 80 Tunnel oxide thickness Ttunox A 190 Thickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling Tono A 300 Thickness of sidewall oxide between floating gate and control gate for sidewall coupling Tswox A Xfd um 0.0500 Length of floating gate overlapping drain region of the floating gate MOSFET 0.3500 Length of floating gate overlapping source region of the floating gate MOSFET Xfs um 0.0438 Area of the electron tunneling region between the floating gate and the source for resetting the floating gate charge Ainj um2 1089.5358 Capacitance between the floating gate and the control gate Cfc fF 0.4313 Capacitance between the floating gate and the silicon substrate Cfsx fF Cfd fF 0.1078 Capacitance between the floating gate and the drain 0.7547 Capacitance between the floating gate and the source Cfs fF Cfg fF 1090.8295 Total floating gate capacitance .Gr,wl 0.9988 Control gate to floating gate coupling ratio 0.0007 Source junction to floating gate coupling ratio €f,src ū Vt,fg V 0.90 Threshold voltage of floating gate MOSFET 0.00 Erase voltage applied to the source(not used here, set to zero) Verase ¥fg,ini -5.00 Initial floating chaged voltage ۷a 0.00 Actual erase volatge (equal to applied + charge stored on the floating) 3.76E+016 Derived parameter in the floating gate "erase" equation S X 1.27E+011 Derived parameter in the floating gate "erase" equation



Calculation of my memory cell retention characteristics

				Seconds	Time Period
q0, C m0, kg	kb, J/	K h, J-s	hb, J-s	60	1 minute
1.6022E-019 9.1095	5E-031 1.380	62E-023 6.62617E	-034*****	3600	1 hour
				86400	1 day
b0, eV (barrier) £1	mr, e	fective mass ratio	T, K degree	604800	1 week
2.9	3.9	0.5	300	2592000	

C b				********	4 years
1.0630E-006 2.3854	E+008			*********	16 years
				*********	32 years

```
Lfg um
                  0.6000 Channel length of floating gate device
 Wfg um
               1000.0000 Channel width of floating gate device.
                  0.0900 Thickness of floating gate polysilicon conductor
 Hfg um
 Wrx um
                  0.5000 Width of floating gate overlapping shallow trench isolation
 Ttunox A
                      85 Tunnel oxide thickness
                     190 Thickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling
 Tono A
                     300 Thickness of sidewall oxide between floating gate and control gate for sidewall coupling
 Tswox A
                  0.0500 Length of floating gate overlapping drain region of the floating gate MOSFET
 Xfd um
                  0.3500 Length of floating gate overlapping source region of the floating gate MOSFET
 Xfs um
                  0.0438 Area of the electron tunneling region between the floating gate and the source for resetting the floating gate of
 Ainj um2
 Cfc fF
               1089.5358 Capacitance between the floating gate and the control gate
                  0.4059 Capacitance between the floating gate and the silicon substrate
 Cfsx fF
                  0.1015 Capacitance between the floating gate and the drain
 Cfd fF
 Cfs fF
                  0.7103 Capacitance between the floating gate and the source
Cfg fF
Qr,wl
               1090.7534 Total floating gate capacitance
                  0.9989 Control gate to floating gate coupling ratio
Cr,src
                  0.0007 Source junction to floating gate coupling ratio
                     0.90 Threshold voltage of floating gate MOSFET
ີ່∀າ້,fg V
                    0.00 Erase voltage applied to the source(not used here, set to zero)
:∀erase
⊽fg,ini
∀a
                    -5.00 Initial floating chaged voltage
                    0.00 Actual erase volatge (equal to applied + charge stored on the floating)
              4.09E+017 Derived parameter in the floating gate "erase" equation
```

S X , sec. Vt,fg 0.00001 5.907 Floating Device Vt vs Time 5.907 :=1 5.907 5.907 5.91 5.907 16 32 5.907 5.907 <u>}-</u>-£ 64 128 5.907 256 5.907 5.9 512 5.907 1024 5.907 2048 5.907 4096 5.907 8192 5.907), t, fg ×, 150 16384 5.907 32768 5.907 5.907 65536 131072 5.907 262144 5.907 524288 5.907 5.88 1000000 5.907 2000000 5.907 4000000 5.906 8000000 5.906 1.6E+007 5.906 5.87 3.2E+007 5.905 6.4E+007 5.904 2 128 8192 524288 32000000 5.902 65536 4000000 256000000 16 1024 5.898 ********* t, sec. 5.889 ******** 5.874

1.20E+011 Derived parameter in the floating gate "erase" equation




Figure 1K


Calculation of time cell retention characteristics

					Seconds	Time Period
	q0, C m0, kg	kb, J/K	h, J-s	hb, J-s	2592000	1 month
	1.6022E-019 9.1095	E-031 1.3806	2E-023 6.62617E-	034****	5184000	2 months
					7776000	3 months
	b0, eV (barrier)ε1	mr, effe	ctive mass ratio	T, K degree	**********	4 months
	2.9	3.9	0.5	300	********	5 months
					*********	6 months
	C b				**********	7 months
	1.0630E-006 2.3854	E+008			********	8 months
					*******	9 months
					******	10 months
					********	11 months
					*******	12 months
Lfg um	0.6000 Channe	l length of float	ling gate device		*******	13 months
Wfg um	1000,0000 Channe	l width of floati	ng gate device.		*******	14 months
Hfg um	0.0900 Thickne	ss of floating g	ate polysilicon con	ductor	*******	15 months
Wrx um	order transfer of mounty gate per, amount of the contract of t					16 months
Ttunox A		xide thickness				
Tono A	190 Thickne	ss of Oxide-Nit	ride-Oxide dielectr	ic between floating gate a	and control gate for capaci	tive coupling
Tswox A				ing gate and control gate		
Xfd um				region of the floating gat		
Xfs um				e region of the floating ga		
Ainj um2	0.0438 Area of	the electron tu	nneling region betv	veen the floating gate and	the source for resetting t	he floating gate charge
Cfc fF	1089.5358 Capacita					, -
Cfsx fF	0.5308 Capacita	ance between t	he floating gate an	d the silicon substrate		
Cfd fF			the floating gate ar			
Cfs fF			he floating gate an			
Cfg fF	1091.1281 Total flo					
Ciswl			gate coupling rati	0	•	
Gr.src			ting gate coupling			
13		,				
Vt fg V	0.90 Thresho	ld voltage of fl	oating gate MOSFI	ET		
Verase				sed here, set to zero)		
Vfg,ini	-5.00 Initial flo	pating chaged	voltage			
٧a				charge stored on the float	ing)	
Va S X	2.93E+013 Derived					
X	1.56E+011 Derived					
5 : 5		•				

U t. sec. 0.00001 Vt,fg 5.909 Floating Device Vt vs Time ¹¹1296000 5.596 5.508 2592000 5.456 3888000 5184000 5.420 6480000 5.392 7776000 9072000 5.369 5.6 5.349 ********* 5.333 5.318 1.3E+007 5.305 5.5 5.293 5.283 5.273 √t,fg Vt,fg 5.264 ********* 5.256 ******** 5.248 2.2E+007 5.240 5.3 5.234 ****** 5.227 ******* 5.221 5.215 5.2 5.210 5.204 5.199 5.195 5.190 16848000 24624000 32400000 1296000 9072000 3.5E+007 5.185 12960000 20736000 28512000 36288000 5184000 5.181 t, sec. 5.177 ******* 5.173

Time Deried

Calculation of time cell retention characteristics





Figures 1N-10

7/22 AUS9-1999-0269-US1

Calculation of time cell retention characteristics

					Seconds	Time Period		
	q0, C m0, kg	kb, J/K	(h, J-s	hb, J-s	60	1 minute		
	1.6022E-019 9.10	95E-031 1.380	62E-023 6.62617E-0	734*****	3600	1 hour		
					86400	1 day		
	b0, eV (barrier) £1	mr, eff	fective mass ratio	T, K degree	604800	1 week		
	2.9	3.9	0.5	300	1209600	2 weeks		
					2592000	1 month		
	C b				5184000	2 months		
	1.0630E-006 2.385	4E+008			*****	4 months		
					*********	6 months		
					*********	8 months		
					*****	10 months		
					*****	12 months		
Lfg um	0.6000 Chann	el length of flo	ating gate device		*****	14 months		
Wfg um	1000.0000 Chann				******	16 months		
Hfg um			gate polysilicon cond	luctor				
Wrx um	0.5000 Width	of floating gate	overlapping shallow	trench isolation				
Ttunox A	60 Tunne	l oxide thicknes	s					
Tono A	190 Thickn	ess of Oxide-N	litride-Oxide dielectri	c between floating gate	and control gate for capac	itive coupling		
Tswox A	300 Thickn	ess of sidewall	oxide between float	ing gate and control gate	for sidewall coupling			
Xfd um	0.0500 Length	of floating gat	e overlapping drain	region of the floating ga	te MOSFET			
Xfs um	0.3500 Length	of floating gat	e overlapping source	e region of the floating g	ate MOSFET			
Ainj um2	0.0438 Area o	0.0438 Area of the electron tunneling region between the floating gate and the source for resetting the floating gate charge						
Cfc fF			the floating gate an					
Cfsx fF	0.5750 Capac	itance between	the floating gate an	d the silicon substrate				
Cfd fF	0.1438 Capac	itance betweer	n the floating gate an	d the drain				
Cfs fF			the floating gate an					
Cfg fF	1091.2608 Total f	loating gate ca	pacitance					
Cr. wl			ng gate coupling ration	D				
Crisrc			ating gate coupling					
4 I	0.00 Throsh	old voltage of	floating gate MOSFE	:т				
Vt fg V Verase			to the source(not us					
Vfg,ini		floating chaged		54 11516, 55t to £510)				
v ig,iiii				harge stored on the floa	tina)			
va			the floating gate "er		3/			
Val Su X			the floating gate "er					








Figure 3A




Figure 3B





Figure 3C



Ξ ==

Figure 3D




Figure 3E






Figure 3F










Figure 4C

Voltages during sensing operation




Figure 4D




Figure 4E




Figure 4F






Figure 4G








Figure 4J




Figure 4M




Figure 4N





Figure 40



ľ

Figure 4K




Figure 4L

20/22 AUS9-1999-0269-US1




Figure 4P